


# Arithmetic CMOS circuits and Introduction to High Level Synthesis

Andreas G. Andreou  
Pedro Julian

Electrical and Computer Engineering  
Johns Hopkins University

<http://andreoulab.net>



# Levels of Abstraction –CMOS 1 bit adder-

$$\text{Sum} = A \text{ XOR } B \text{ XOR } C_{in}$$


$$\text{Cout} = (A \text{ AND } B) \text{ OR } (B \text{ AND } C_{in}) \text{ OR } (A \text{ AND } C_{in})$$

Equation


$C_{in}$	A	B	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table

LOGICAL




Circuit




Layout

PHYSICAL




Symbol


# Numbers in computers




# Unsigned integers



Unsigned integer, 8 bit



Unsigned integer, 16 bit




Unsigned integer, 32 bit


- $2^0 = 1$
- $2^1 = 2$
- $2^2 = 4$
- $2^3 = 8$
- $2^4 = 16$
- $2^5 = 32$
- $2^6 = 64$
- $2^7 = 128$
- .....
- $2^{10} = 1024$
- $2^{15} = 32768$
- $2^{20} = 1048576$
- $2^{30} = 1073741824$
- $2^{31} = 2147483648$

$$01101011 = 2^6 + 2^5 + 2^3 + 2^1 + 2^0 = 64 + 32 + 8 + 2 + 1 = 107$$


# Signed integers



Signed integer, 8 bit format



Signed integer, 16 bit format



Signed integer, 32 bit format

$$2^0 = 1$$

$$2^1 = 2$$

$$2^2 = 4$$

$$2^3 = 8$$

$$2^4 = 16$$

$$2^5 = 32$$

$$2^6 = 64$$

$$2^7 = 128$$

....

$$2^{10} = 1024$$

$$2^{15} = 32768$$


$$2^{20} = 1048576$$

$$2^{30} = 1073741824$$

$$2^{31} = 2147483648$$


$$11101011 = -2^7 + 2^6 + 2^5 + 2^3 + 2^1 + 2^0 = -128 + 64 + 32 + 8 + 2 + 1 = -21$$

# Real numbers: Fixed point



Fixed point, 16 bit

Fixed point



Fixed point, 32 bit

$$2^{-0} = 1.0$$

$$2^{-1} = 0.5$$

$$2^{-2} = 0.25$$

$$2^{-3} = 0.125$$

$$2^{-4} = 0.0625$$

$$2^{-5} = 0.03125$$

$$2^{-6} = 0.015625$$

....


$$2^{-15} = 0.000030517578125$$

$$2^{-31} = 0.0000000004656$$

$$01100100 = 2^{-1} + 2^{-2} + 2^{-5} = 0.5 + 0.25 + 0.03125 = 0.78125$$

$$11100100 = -2^0 + 2^{-1} + 2^{-2} + 2^{-5} = -1.0 + 0.5 + 0.25 + 0.03125 = -0.21875$$


# Real numbers: Floating point



$$data = mantissa \times 2^{exponent}$$

$$\begin{aligned} (0110100 \dots)(0 \dots 0101) &= (2^0 + 2^{-1} + 2^{-3}) \times (2^2 + 2^0) \\ &= (1.0 + 0.5 + 0.125) \times (4 + 1) \\ &= 1.625 \times 2^5 = 52.0 \end{aligned}$$

# The Half Adder




$$\text{Sum} = A \text{ XOR } B$$

$$\text{Cout} = A \text{ AND } B$$

A	B	Sum	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



# The Full Adder




$$\text{Sum} = A \text{ XOR } B \text{ XOR } C_{in}$$


$$\text{Cout} = (A \text{ AND } B) \text{ OR } (B \text{ AND } C_{in}) \text{ OR } (A \text{ AND } C_{in})$$

$C_{in}$	A	B	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
<hr/>				
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# Computer Aided Design Tools




# Half Adder



HalfAdder.sch

# Generate symbol and Verilog



# Verilog file

Symbol n°1 halfAdder properties (6000)

Verilog Call

```
module halfAdder( B,A,Carry,Sum);  
  input B,A;  
  output Carry,Sum;  
  and #(16) and(Carry,B,A);  
  xor #(16) xor(Sum,A,B);  
endmodule  
(6 lines)
```

Symbol parameters

Generic name:  User's title:


Position:  ,

Pin n°	In/Out	Name	Delay(ns)	Fanout	Load(ns)
1	I	B	0.000	0	0.000
2	I	A	0.000	0	0.000
3	O	Carry	0.060	1	0.070
4	O	Sum	0.060	1	0.070


Show Pin Names  Pause simulation on rise edge  
 Show Pin number  Pause simulation on fall edge  
 Show symbol title  Show switching delay  
 Show name and properties

Show :

# Import from Microwind




# Layout




# N-Bit Ripple-Carry Adder: Series of FA Cells

- To add two n-bit numbers



- Note: adder delay =  $T_c * n$
- $T_c = (C_{in} : C_{out} \text{ delay})$






# 4-bit Ripple Carry Addition: Example


A=0011

B=0101




T=0	0	0	0	0	0	0	0	0	0	S=0000
T=1	0	0	0	1	0	1	1	0		S=0110
T=2	0	0	0	1	1	0	1	0		S=0100
T=3	0	0	1	0	1	0	1	0		S=0000
T=4	0	1	1	0	1	0	1	0		S=1000

# 4-bit example



# 4-bit adder layout



# One-Bit Full Adder: Share Logic

- An observation
  - Almost always,  
sum = NOT carry

**includes 111**

$$\text{Sum} = A \cdot B \cdot C_{in} + (A + B + C_{in}) \cdot C_{out}$$


**excludes 000**

$C_{in}$	A	B	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
<hr style="border-top: 1px dotted black;"/>				
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

# One-Bit Full Adder: Transistor Implementation


$$\text{Cout} = A.B + C.(A+B)$$

$$\text{Sum} = A.B.C + (A+B+C).\overline{\text{Cout}}$$



- Use inverters to get Cout and Sum
- C transistors close to output
- Cout delay: 2 inverting stages (1-stage possible?)
- Sum delay: 3 inverting stages (not an issue, though)


# Inversion Property



$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$
$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$

# Critical Path

- Reducing Inverting Stages



- Exploit inversion property
- Now we need 2 different type of cells