
Interconnects-Area, Delay and Power



Andreas G. Andreou Pedro Julian

Electrical and Computer Engineering Johns Hopkins University

http://andreoulab.net

520.216

1

Delay and Power

There are two properties of gates that really matter to a design: delay and power. Both of these are set by the resistances and capacitances associated with a circuit. This lecture starts by talking about R, C, and then uses them to estimate delay and power. It then looks a little about the R, C issues with wires.

After looking at the basic gates, we turn to the question of how to choose the best gate implementation for your circuit. We will start with some logic optimization rules, then realize that something is wrong, and then try again with logic minimization.

Power Delay and Area


- When we use a gate we care about its logic function
 - That is the desired output
- It also consumes "resources" that we care about
 - Delay
 - The output becomes valid some time after inputs settle
 - Power
 - The gate also consumes some energy from the power supply
 - Area
 - This is often less important in today's chips (it's not really free)
 - The wires needed to connect the gates takes the most space
- Both of these "charges" are easy to estimate
 - But that means you will need to estimate them

R and C is all you need! – a.k.a. basic Circuits 001

- Delay can be estimated by simple RC models
- Power can be estimated (mostly) from C alone
- But to do either, we need to have a R, C model of gates
- Need to work with both transistors and wires


Resistance

- Resistance
 - Resistivity ρ * Length/Area
 - Designer does not control ρ, t
 - Generally deal with ρ /t
 - Called ohm/square




$$R = \frac{\rho L}{tW} = \frac{\rho}{t} \frac{L}{W}$$


- For transistors
 - Vgs controls R/sq
 - Designer chooses
 - W and L
 - Wider transistor
 - More current (Remember Ids expression?)
 - Lower R



Conductors in CMOS




Contacts and wiring



Delay


Delay vs rise and fall time



Delay, td is measured from 50% point to 50% point, between input and output.


Simplifications

Input changes instantaneously




Simplifications

- High to low transition
- PMOS is OFF
- NMOS is ON



Simplifications

- Low to high transition
- NMOS is OFF
- PMOS is ON



Capacitors and Delay


- Capacitors store charge
 - Q = CV <- charge is proportional to the voltage on a node
- This equation can be put in a more useful form

$$i = \frac{dQ}{dt} \Rightarrow i = C\frac{dV}{dt} \Rightarrow \frac{C\Delta V}{i} = \Delta t$$

• So to change the value of node (from 0 to 1 for example), the transistor or gate that is driving that node must charge (up, in our example) the capacitance associated with that node. The larger the capacitance, the larger the required charge, and the longer it will take to switch the node.

$$C_L \frac{dv_C}{dt} = C_L \frac{dv_{DS}}{dt} = -i_D(v_{DS})$$

Switched MOS transistor model




With digital input on gate, device is either ON or OFF

Approximate ON device with resistor (blue line)

R = L/W x Constant dependent on technology


Since L is generally min, just give W

You can think in terms of current as well (proportional to W)



180nm technology

Approximation




With digital input on gate, device is either ON or OFF

Approximate ON device with resistor (blue line)

 $R = L/W \times Constant dependent on technology$

Since L is generally min, just give W

You can think in terms of current as well (proportional to W)




 $R_{ON} \sim 3.3 \text{V} / 0.55 \text{mA} = 6 \text{K}$

180nm technology

Solution

Now, we have an RC circuit



Delay

• Time to 50% transition

•
$$v_{\text{out}} = V_{\text{DD}} [1 - e^{(-t/RC)}]$$

- $t_{\rm d} = 0.69 \text{ x R C}$
 - R_{NMOS} for high to low
 - R_{PMOS} for low to high


Rise and Fall times

Time between 90% and 10% output level

•
$$v_{out} = V_{DD} [1-e^{(-t/RC)}]$$

- $t_d = 2.2 \text{ x RC}$
 - R_{NMOS} for high to low
 - R_{PMOS} for low to high


NMOS vs PMOS




- PMOS and NMOS Ids values differ: hole vs. electron mobility
 - We will go by: electron mobility = 2x hole mobility
- What about the pullup vs. pulldown resistances of the above gates?
- PMOS with width W: R ∝ 2/W, NMOS with width W: R ∝ 1/W

Why Fan-in is bad

- Pullup and pulldown are duals of each other
 - Implies there will be a series chain somewhere
 - Resistance will be the sum of resistances
- Delay is R Cload
 - Two input gates 2Rtrans
 - Three input gates 3Rtrans
- Higher resistance
 - Slower gates





Load capacitance


- C_{load} comes from three factors:
 - 1. Gate capacitance of driven transistors.
 - 2. Diffusion capacitance of source/drain (contacted source / drain to the body)
 - 3. Wire capacitance
- Today, a 1- 2μ technology is the really cheap technology that students use, and advanced processes are running at 0.13 μ to 0.09 μ .
- I use metrics that don't change much with technology scaling (Rsq, and Cap/ μ), but you should always find the correct numbers for the technology that you will use before starting a design. And, since you don't want to extract the C_{load} numbers by hand, make sure that the CAD tools have the right numbers too..

Capacitances in CMOS


Transistor Cap	Capacitance per μ of W		
	1μ	90nm	
Cg - gate	2.0 fF	1.2fF	
Cd - ndiff	2.0 fF	1.2fF	
Cd - pdiff	2.0 fF	1.2fF	

Wire Cap	Capacitance per μ		Length when C=Cinv	
	1μ	90nm	1μ	90nm
Poly wiring	0.2fF	0.15fF	40μ	3μ
Metal 1	0.3fF	0.25fF	27μ	2μ

Inter-wiring capacitances




Real wires



- Are not parallel plate capacitors.
 - Closest conductor is the neighboring wires
 - But capacitance still will be proportional to length
- Capacitance to neighboring wires is called coupling capacitance
 - Can inject noise (neighbor switches when you are quiet)
 - Can increase delay (neighbor is switching in opposite direction)

Capacitance of charging and discharging

- Major form of power consumption in CMOS
- Resistive networks of transistors charge and discharge capacitors
- Power is only dissipated when the output changes state



The hard way to solve the problem

Current flows from supply though PMOS to charge

$$\begin{split} &V_{OUT} = V_{DD}(1-e^{-t/RpC}) \\ &I_{DD} = (V_{DD} - V_{OUT})/Rp \\ &I_{DD} = V_{DD}/R_{P}(e^{-t/RpC}) \\ &Power = I_{DD}^{*}V_{DD} \\ &Avg\ Power = & \frac{\int_{0}^{t_{CYC}} V_{DD}^{2}/R_{P}(e^{-t/RpC})dt}{t_{CYC}} \\ &Avg\ Power = & C\ V_{DD}^{2}\ f\ (1-e^{-t_{CYC}/R_{p}C}) \\ &Avg\ Power \approx & C\ V_{DD}^{2}\ f \quad \text{if}\ t_{CYC} >> R_{P}C \\ ⫬\ a\ function\ of\ R_{P} \end{split}$$

1 to 0 transition

- Current flows from supply though NMOS to discharge
- Current path is entirely on chip
- No current drawn from supply

$$V_{OUT}=V_{DD}(e^{-t/RnC})$$
 $I_{DD}=0$
 V_{DD}
 $+$
 R_{N}
 C
 V_{OUT}

The better way!

- Power = Energy/time
- Energy = Q * V
 - Say it takes energy to add charge to a voltage source, and the amount of energy needed is proportional to V, Q
- For a gate
 - When you charge up the output (0->1), take a charge C* Vdd out of the Vdd supply (since it is now on the output capacitance)
 - When you discharge the output (1->0) that charge is returned to Gnd
 - Gate dissipated CVdd² energy

CMOS dynamic power

- For each 0->1->0 cycle of a node
 - Takes CVdd² energy
- Let $\alpha = \#$ transitions / clock cycle
 - $-\alpha$ is generally less than one for most circuits
- Power = $\frac{1}{2} \alpha \text{ CVdd}^2 \text{ F}$
- WHAT ABOUT THE A CLOCK NODE?
 - $-\alpha$ is ? for a clock node (Pls. fill out)