# Analysis of Oscillatory Metastable Operation of an $R S$ Flip-Flop 

TOMASZ KACPRZAK, MEMBER, IEEE


#### Abstract

With continuing advances in VLSI technology, there is a growing interest in large-scale parallel systems with numerous highfrequency asynchronous interactions. However, these interactions may result in frequent failures due to metastable operation of flip-flops used as synchronizers or arbiters. For some flip-flops the metastable operation may be of an oscillatory nature, before finally resolving one of stable states. The purpose of this paper is to present an analysis of this mode of metastable operation based on a modified dynamic $R S$ flip-flop model including a low-pass filter and fixed nonzero gate delay block. Analytical formulas for the frequency of the oscillatory metastable operation are derived. Good agreement is observed between the theoretical results, SPICE simulation, and experiments with two CMOS RS flip-flops. Failure rate due to oscillatory metastable operation is discussed based on the experimental results.


## I. Introduction

METASTABLE operation is unavoidable in asynchronously controlled flip-flops. Due to the occurrence of this phenomenon, flip-flops used as synchronizers or arbiters in asynchronous systems may suffer from an unusually long time needed to attain a stable state. These added delays lead to digital system malfunctions. A characteristic resolution process from the metastable state to one of the stable states depends upon the flip-flop circuit parameters. For $R S$ flip-flops constructed with NOR (or NAND) gates with a small propagation delay-to-rise/fall time ratio, the resolution from metastable state is an exponentially increasing function of time. A number of papers are devoted to the analysis of this kind of metastable operation. When the gate propagation delay time is not negligible in comparison with the rise/fall time, the flipflop outputs may oscillate a number of times between the zero and one states before finally coming to rest in one stable state. This oscillatory metastable operation was experimentally observed in TTL flip-flops [1]-[3], CMOS flip-flops with double-buffered output stages [6], [7], and can be expected in flip-flops made in any technology. For scaled-down NMOS, CMOS, or Bi-CMOS technology, a propagation delay along interconnection paths between the cross-coupled pairs may also result in oscillatory metastable operation.

[^0]Apart from experimental observation, no theoretical analysis of the oscillatory metastable operation is available in the literature. In this paper an $R S$ flip-flop is modeled by adding a fixed time-delay block to a standard equivalent circuit (of NOR or NAND gates). The oscillatory solution in metastable operation is investigated based on this model, which is described by a system of two differentialdifference equations with retarded argument. The frequency of oscillation is derived in implicit form as a function of the flip-flop circuit parameters, such as voltage gain in a transition region of transfer characteristic and the rise/fall-to-delay time ratio of NOR gates. Good agreement between the theoretical analyses with SPICE simulation and experiments validates the flip-flop model presented in the paper. Failure rate due to oscillatory metastable operation is discussed based on experiments.

## II. A Modified $R S$ Flip-Flop Model

Fig. 1 shows a dynamic model for the standard $R S$ flip-flop with nor gates. The gates are assumed to be identical. Each gate is modeled by the continuous zero memory transfer function $F(X, Y)$, followed by fixed nonzero time-delay block $\tau$ and $R C$ low-pass filter, both representing the inertia of the NOR gate. This model is more generalized compared to models presented in [4] and [5]. Metastable operation of this flip-flop occurs when voltages at two inputs $S$ and $R$ are going low simultaneously and next stay at low voltage level for a long time (this kind of $R S$ flip-flop excitation is called idle inputs [4]). For the condition $V_{S}(t)=V_{L}$ and $V_{R}(t)=V_{L}, t \geqslant 0$, the flip-flop behaves like an autonomous system whose dynamic is described by the following nonlinear differen-tial-difference equations:

$$
\begin{align*}
& R C \frac{d V_{Q}}{d t}+V_{Q}=F\left[V_{L}, V_{\bar{Q}}(t-\tau)\right]  \tag{1a}\\
& R C \frac{d V_{\bar{Q}}}{d t}+V_{\bar{Q}}=F\left[V_{L}, V_{Q}(t-\tau)\right] \tag{1b}
\end{align*}
$$

The system in (1) possesses three equilibrium pointstwo of them are stable and one is unstable. A graphic interpretation of these points on a phase plane ( $V_{Q}, V_{\bar{Q}}$ ) is shown in Fig. 2. We are interested in a solution of the system (1) around the unstable point $P_{3}$, which corre-


Fig. 1. Modified dynamic model for standard $R S$ flip-flop.


Fig. 2. Equilibrium points of $R S$ flip-flop.
sponds to the metastable state of the flip-flop. The solution may be explored by substituting $V_{\bar{Q}}=V_{\bar{Q} m}+u$ and $V_{Q}=V_{Q m}+v$, where $u$ and $v$ are small variations. Using Taylor expansion of the right-hand sides of (1) and leaving the linear terms only, one can transform the nonlinear system (1) to the system of linear equations for variables $v$ and $u$ :

$$
\begin{align*}
& R C \frac{d v}{d t}+v=-G u(t-\tau)  \tag{2a}\\
& R C \frac{d u}{d t}+u=-G v(t-\tau) \tag{2b}
\end{align*}
$$

where $-G$ is the small-signal voltage gain of the NOR gate at the operating point $V_{Q m}$ or $V_{\bar{Q} m} .\left(V_{Q m}=V_{\bar{Q} m}\right.$, since the flip-flop circuit is assumed to be symmetrical.)
When combined, (2a) and (2b) lead to a single secondorder differential equation with retarded argument $2 \tau$ :

$$
\begin{equation*}
a^{2} \frac{d^{2} u}{d t^{2}}+2 a b \frac{d u}{d t}+b^{2} u-u(t-2 \tau)=0 \tag{3}
\end{equation*}
$$

where $a=R C / G$ and $b=1 / G ; a, b>0$. If a solution of (3) is assumed in the form of $u(t)=A \exp (\Omega t)$, where $A$ is a constant dependent on the initial condition and $\Omega$ is complex, the resulting characteristic equation is

$$
\begin{equation*}
a^{2} \Omega^{2}+2 a b \Omega+b^{2}-\exp (-2 \Omega \tau)=0 \tag{4}
\end{equation*}
$$

The form of roots of the characteristic equation (4) determines the form of solutions of (3). Since (4) involves the transcendental function $\exp (-2 \Omega \tau)$, an infinite number of
roots are possible. The roots and their location on a complex plane depend on $a, b$, and $\tau(R, C, G$, and $\tau)$. Hence, the relationship between roots of the characteristic equation and parameters of the flip-flop circuit gives conditions for oscillatory or nonoscillatory metastable operation.

## III. Oscillatory Solution

In this section possible solutions of (3) are investigated. This is done through the analysis of existence of roots [8] of the characteristic equation (4). The simplest case is where these roots are real only. Graphically, the solution for real roots is given in Fig. 3. For $b>1(G<1)$, two negative roots $\Omega_{1}$ and $\Omega_{2}$ exist leading to an asymptotically stable solution of (3). In practice this case is not of interest, since the voltage gain of a physical NOR gate must be greater than 1 . When $b=1(G=1)$, (4) possesses trivial root $\Omega=0$ which corresponds to constant solution of (3), i.e., $u(t)=$ constant. For $b<1(G>1)$ the root $\Omega_{1}$ becomes positive. This leads to an unstable solution of (3) which has the form of an exponentially increasing function of time and corresponds to the nonoscillatory resolving phase of the flip-flop metastable operation. This solution may exist for $\tau \geqslant 0$.

If oscillatory solution of (3) exists, $\Omega$ becomes a complex number. The simplest possibility is that the solution has the form of steady-state oscillation which corresponds to pure imaginary root $\Omega=j \omega$. In this case (4) gives two equations for real and imaginary parts:

$$
\begin{align*}
-a^{2} \omega^{2}+b^{2}-\cos (2 \omega \tau) & =0  \tag{5a}\\
2 a b \omega+\sin (2 \omega \tau) & =0 . \tag{5b}
\end{align*}
$$

Oscillation is possible if both (5a) and (5b) have the same solution for $\omega$. This solution exists only while $\left|-a^{2} \omega^{2}+b^{2}\right|$ $<1$ and $|2 a b \omega|<1$.

In solving (5a) and (5b) for variables $a$ and $b$, one gets two formulas expressed in terms of $\omega$ and $\tau$ :
$a=-\sqrt{\frac{2}{1+\cos (2 \omega \tau)}} \cdot \frac{\sin (2 \omega \tau)}{2 \omega}>0$,

$$
\begin{equation*}
\text { for } k \pi<2 \omega \tau<(k+1) \pi, \quad k=1,3,5 \cdots \tag{6a}
\end{equation*}
$$

$b=\sqrt{\frac{1+\cos (2 \omega \tau)}{2}}>1, \quad$ for $2 \omega \tau>0$.
The only case of practical interest is that where just the lowest possible frequency of oscillation exists. The lowest possible range of $2 \omega \tau$ in which (6a) and (6b) are satisfied is for $k=1$, i.e. $\pi<2 \omega \tau<2 \pi$. Given the flip-flop parame-ters-voltage gain $G$, low-pass filter time constant $R C$, and time delay $\tau$-the frequency of oscillation $\omega$ in metastable operation may be derived solving (6a) and (6b) simultaneously. When (6a) and ( 6 b ) are satisfied for given $a, b$, and $\tau$, the frequency of oscillation is done in the


Fig. 3. Graphic solution for the real roots of (4).
following form:

$$
\begin{equation*}
\omega=2 \pi f=\frac{\sqrt{G^{2}-1}}{R C} . \tag{7}
\end{equation*}
$$

Combining the $R C$ constant and the time delay $\tau$ into a new variable defined as $\alpha=R C / \tau$ with $\tau>0$, one can analyze imaginary roots of the characteristic equation (4) on the plane $\alpha-G$. Transforming (6a) and (6b) the formulas for $\alpha$ and $G$ can be derived in terms of $\omega \tau$ :
$\alpha=-\frac{2}{1+\cos (2 \omega \tau)} \cdot \frac{\sin (2 \omega \tau)}{2 \omega \tau}>0$,

$$
\begin{equation*}
\text { for } \pi<2 \omega \tau<2 \pi \tag{8a}
\end{equation*}
$$

$G=\sqrt{\frac{2}{1+\cos (2 \omega \tau)}}>1, \quad$ for $\pi<2 \omega \tau<2 \pi$.
The graphs of (8a) and (8b) are shown in Fig. 4. The formulas ( 8 a ) and ( 8 b ) represent parametric equations (with $2 \omega \tau$ as the parameter) of the contour $C_{2}$ (root locus) on the plane $\alpha-G$ (see Fig. 5). At this contour (4) possesses pure imaginary roots and (3) has a stable oscillatory solution. Values of $2 \omega \tau$ at certain points on this contour are shown. When the nor-gate delay time $\tau$ is much greater then its rise or fall time (the rise or fall time is proportional to the $R C$ constant of the low-pass filter, Fig. 1 ), the coefficient $\alpha$ becomes very small $(\alpha \rightarrow 0)$ and the parameter $2 \omega \tau$ increases to $2 \pi$. This means that the frequency of oscillation increases to maximum $f=1 / 2 \tau$. The voltage gain $G$ must be minimum 1 to maintain the stable oscillation for $\alpha \rightarrow 0$. When the rise or fall time is much greater then the gate delay time $\tau(\alpha \rightarrow \infty)$ the stable oscillation appears for higher values of the voltage gain $G$ and the frequency of oscillation decreases to minimum $f=1.4 \tau$. For any other combination of $\alpha$ and $G$ on the root locus $C_{2}$ the frequency of oscillation is in the range $1 / 4 \tau<f<1 / 2 \tau$.
The contour $C_{1}$ on Fig. 4 represents the locus of trivial root $\Omega=0$. The two contours $C_{1}$ and $C_{2}$ divide the plane $\alpha-G(\alpha>0, G \geqslant 0)$ into three regions. In region I two negative real roots of (4) exist: one has finite value while the other is located in infinity. In region II one of these roots becomes positive. In region III the roots of (4) acquire a positive real part in addition to its imaginary


Fig. 4. Coefficients $\alpha(8 \mathrm{a})$ and $G(8 \mathrm{~b})$ as a function of $2 \omega \tau$.


Fig. 5. Relationship between the roots of (4) and the coefficients $\alpha$ and $G$.
part and the solution of (3) is oscillation with amplitude growing to infinity.

## IV. Verification with SPICE Simulation and Experiment

The analysis provided in Section III is limited to the linear model of the $R S$ flip-flop initially hanging at the metastable equilibrium point. In practice a nonlinear limiting action always takes place, reducing the effective gain of the NOR gate as the amplitude of oscillation increases. Ultimately, a steady state is achieved where the effective amplification is just sufficient to maintain oscillation. To determine how good the prediction of the frequency of oscillatory metastable operation obtained by means of the results of Section 3 really is, two CMOS $R S$ flip-flop circuits composed of two buffered NOR gates were tested. The first flip-flop was made with eight NMOS and eight PMOS transistors of four chips CA3600E (CMOS transistor arrays). The circuit schematic of the NOR gate followed by two buffers and the $R S$ flip-flop is shown in Fig. 6. The second $R S$ flip-flop was constructed with two NOR


Fig. 6. (a) CMOS NOR gate with two buffer stages, and (b) $R S$ flip-flop.
(a)

(b)

(c)


Fig. 7. (a) Definition of the input timing $\delta$; (b) definition of the propagation delay time $t_{p}$ for nonoscillatory; and (c) oscillatory metastable operation
gates of one chip MC14001B (the circuit schematic is the same as given in Fig. 6).
The flip-flop under test was driven at the inputs by two pulses $V_{R}(t)$ and $V_{S}(t)$ changing from high to low voltage level with time delay between falling edges $\delta$, called input timing (see Fig. 7(a)). Input signals were provided from two monostables triggered by an external clock. The pulse duration of the first monostable (signal $V_{R}$ ) was kept constant while the pulse duration of the second one (signal $V_{S}$ ) was controlled externally to achieve different input timing $\delta$ ( $\delta$ is assumed to be positive when the transition from high to low voltage level of the pulse $V_{R}$ lags behind the transition of the pulse $V_{S}$ ). The fall time of the pulses $V_{R}$ and $V_{S}$ was less then 5 ns .
Fig. 8(a) shows the real-time oscilloscope display of the output waveforms of the first flip-flop for two cases of input timing, $\delta=50 \mathrm{~ns}$ and $\delta=0 \mathrm{~ns}$. For input timing $\delta=50 \mathrm{~ns}$ the waveform $V_{Q}$ is nonoscillatory, while the waveform $V_{\bar{Q}}$ is a short single shot. The energy from this shot is too small to change the flip-flop state, therefore the

(a)

(b)

Fig. 8. Real-time oscilloscope output waveforms of the first CMOS RS flip-flop (with chip CA3600E) for input timing (a) $\delta=50 \mathrm{~ns}, 100$ $\mathrm{ns} / \operatorname{div}, 1 \mathrm{~V} /$ div, and (b) for $\delta=0 \mathrm{~ns}$ (oscillatory metastable operation), $500 \mathrm{~ns} / \mathrm{div}, 2 \mathrm{~V} / \mathrm{div}$.
flip-flop sets within nominal propagation delay time $t_{p n}$. For input timing $\delta=0$ with noise-free conditions and perfect symmetry of the circuit, a nonvanishing oscillation should be observed. However, these conditions cannot be maintained in practice. Therefore, Fig. 8(b) shows only several oscillations of $V_{Q}$ and $V_{\bar{Q}}$ followed by the flip-flop resolution in the metastable state. The frequency of oscillation as measured from the Fig. $8(\mathrm{~b})$ is 2.8 MHz .

SPICE simulation of a step response of one NOR gate with two buffers is presented in Fig. 9. For this simulation a MOSFET model Level 1 (channel length of MOS devices of chip CA3600E is much greater than $2 \mu \mathrm{~m}$ ) was used with de parameters extracted from measurements (Appendix) and with component capacitances taken from an RCA catalog. These parameters are summarized in Table I. Fig. 9 shows a construction for determining an average value of $R C$ constant and an average value of time delay $\tau$. These values are $R C=42 \mathrm{~ns}$ and $\tau=131 \mathrm{~ns}$, which gives the value of the parameter $\alpha=(42 / 131)=0.321$. From (8a) or directly from the plot in Fig. 4, oscillation in the metastable state exists for $2 \omega \tau=4.95 \mathrm{rad}$. The average large-signal gain $G$ for this point is about 1.27. Having the value of $2 \omega \tau$, one can calculate a real frequency from the formula $f=2 \omega \tau /(4 \pi \tau)=4.95 /(4 \times \pi \times 131 \mathrm{E}-9)=3 \mathrm{MHz}$. Figs. 10 and 11 show SPICE simulations of the flip-flop metastable operation for input timing $\delta=50 \mathrm{~ns}$ and $\delta=10$ ns. Only two periods of outputs $V_{Q}$ and $V_{\bar{Q}}$ for $\delta=10 \mathrm{~ns}$ are shown since the flip-flop resolves next to a stable state. The frequency of oscillation is 2.5 MHz , which is in good


Fig. 9. SPICE simulation of the step response of CMOS NOR gate with two buffers (constructed with chip CA3600E).


Fig. 10. SPICE simulation of the first CMOS $R S$ flip-flop (with chip CA 3600 E ) response for input timing $\delta=50 \mathrm{~ns}$.


Fig. 11. SPICE simulation of the first CMOS RS flip-flop (with chip CA3600E) response for input timing $\delta=10 \mathrm{~ns}$ (oscillatory metastable operation).
agreement with the $3-\mathrm{MHz}$ value predicted analytically and with the $2.8-\mathrm{MHz}$ value extracted from Fig. 8 (b).

In Fig. 12 a real-time oscilloscope display of the second CMOS $R S$ flip-flop under test (MC14001B) for input timing $\delta=30 \mathrm{~ns}$ and for $\delta=0 \mathrm{~ns}$ is presented. The frequency of oscillation in the metastable state is 5.9 MHz . From the oscillogram in Fig. 12(a), the time delay $\tau$ and

TABLE I
Parameters of SPICE Model Level 1 for NMOS and PMOS of the Chip CA3600E

| Parameter | NMOS | PMOS |
| :---: | :---: | :---: |
| $V_{\text {TO }}(V)$ | +1.5 | -1.5 |
| $\beta\left(\mathrm{m} A / V^{2}\right)$ | 0.40 | 0.48 |
| GAMMA, y $(\mathrm{JV})$ | 2.20 | 0.70 |
| LAMBDA, $\boldsymbol{\lambda}\left(\mathrm{V}^{-1}\right)$ | 0.010 | 0.017 |
| PHI, $\Phi$ (V) | 0.6 | 0.6 |
| $\mathrm{C}_{\mathrm{gs}}$ ( pF ) | 6.15 | 6.60 |
| $\mathrm{C}_{\mathrm{gd}}(\mathrm{pF})$ | 1.35 | 1.75 |
| $C_{d b}$ ( DF ) | 2.65 | 325 |

the $R C$ constant were extracted using the same construction as in Fig. 9 , giving $\tau=65$ ns and $R C=40$ ns. The parameter $\alpha=(40 / 65)=0.615$, hence from the plot in Fig. 4 one gets $2 \omega \tau=4.30 \mathrm{rad}$, and the real frequency of oscillation is $f=2 \omega \tau /(4 \pi \tau)=4.30 /(4 \times \pi \times 65 \mathrm{E}-9)=5.26$ MHz . The frequency predicted is in good agreement with measurements. SPICE simulation had not been carried out since no transistor parameters were available for this chip.

In designing VLSI digital systems with synchronizers and arbiters, the failure rate due to flip-flop metastable operation is an important issue. To investigate this problem for $R S$ flip-flops under test a suitable propagation time delay $t_{p}$ was introduced. The conventional definition of the propagation delay time measured at $0.5 V_{d d}$ reference point is ambiguous in light of metastable operation since the metastable voltage $V_{m}$ is very close to $0.5 V_{d d}$. Therefore, $t_{p}$ is defined as the time between when the first input waveform goes low ( $V_{S}$ or $V_{R}$ ) at the reference value $0.1 V_{d d}$ and the time when the output voltage waveform ( $V_{Q}$ or $V_{\bar{Q}}$ ) enters and remains a logic region high at the reference value $0.9 V_{d d}$. This definition for nonoscillatory and oscillatory metastable operation is shown in Fig. 7(b)


Fig. 12. Real-time oscilloscope output waveforms of the second CMOS $R S$ flip-flop (with chip MC14001 B) for input timing (a) $\delta=30 \mathrm{~ns}, 50$ $\mathrm{ns} / \operatorname{div}, 1 \mathrm{~V} / \mathrm{div}$, and (b) for $\delta=0 \mathrm{~ns}$ (oscillatory metastable operation), $100 \mathrm{~ns} /$ div, $1 \mathrm{~V} / \mathrm{div}$.


Fig. 13. Propagation delay time $t_{p}$ versus input timing $\delta$ for the CMOS RS flip-flop (with chip CA3600E) without buffers (-) and with buffers (-O-O-O-).
and (c), and reflects a so-called "length of metastable operation."

The flip-flop propagation delay time $t_{p}$ under metastable operation depends on input timing $\delta$. Analytical derivation of this dependence is difficult since it requires a solution of nonautonomous nonlinear equation (1) for given input timing $\delta$. This derivation needs a separate rigorous analysis. Instead, the propagation time $t_{p}$ versus
input timing $\delta$ was obtained experimentally for the first CMOS RS flip-flop under test (CA3600E) with buffer and without buffer (Fig. 13). For input timing $-50 \mathrm{~ns}<\delta<$ +50 ns both flip-flops undergo metastable operation and their propagation delay time $t_{p}$ exceeds normal (or nominal) propagation delay time $t_{p n}$. This range of input timing $\delta$ is called critical input timing (CIT). When the $\delta$ is greater than the CIT the $R S$ flip-flop always sets or always resets within the normal propagation delay time $t_{p n}$. One must observe that for given input timing $\delta$ within CIT the propagation delay time $t_{p}$ of the flip-flop with buffers is much greater then the $t_{p}$ of the flip-flop without buffers. This leads to the conclusion that, other things being equal, the nonzero inertial time delay $\tau$ of the NOR gate increases the failure rate of $R S$ flip-flops in asynchronous applications. Analysis of the key circuit parameters affecting the failure rate in this new $R S$ flip-flop model needs separate work.

## V. Conclusion

The modified $R S$ flip-flop model for which a dynamic behavior of its NOR gate components is represented by low-pass filter with the inclusion of inertial delay turned out to be a good system for the analysis of oscillatory metastable operation. The system is described by two differential-difference equations. The oscillatory solution was investigated based on the distribution of roots in the characteristic equation. The condition for oscillatory metastable operation depends on the characteristic rise/fall-todelay time ratio and voltage gain of the component NOR gates. Correctness of the frequency of oscillation prediction in metastable state was confirmed by experimental observation of two test CMOS $R S$ flip-flops and by SPICE simulation. The probability of failure due to oscillatory metastable operation was also discussed. It is hoped that the analysis presented here will be useful in better understanding the anomalous behavior of flip-flops and will be helpful in developing effective optimization techniques for a VLSI flip-flop design subject to minimum failure rate due to metastable operation in asynchronous digital systems.

## Appendix <br> Extraction of MOSFET Parameters for SPICE Model Level 1

The four parameters of the Schichman-Hodges model [9] (model Level 1 for SPICE) - extrinsic transconductance parameter $\beta$, zero-bias threshold voltage $V_{T 0}$, body-effect parameter $\gamma$, and channel-length modulation parameter $\lambda$ - were extracted from the following dc characteristics:

1) transfer characteristic $I_{D}=f\left(V_{G S}\right)$ measured in the saturation region for $V_{D S}=$ constant and for different $V_{B S}$; and
2) output characteristic $I_{D}=f\left(V_{D S}\right)$ measured for $V_{B S}$ $=0 \mathrm{~V}$ and for different $V_{G S}$.


Fig. 14. The NMOS (CA3600E) output characteristics: measurements $(-)$ and SPICE model Level $1(-\times-\times-)$.


Fig. 15. The PMOS (CA3600E) output characteristics: measurements $(-)$ and SPICE model Level $1(-\times-\times-)$.

Based on the transfer characteristics a companion function $\sqrt{I_{D}}=f\left(V_{G S}\right)$ was calculated for different values of the voltage $V_{B S}$. The parameters $\beta$ and $V_{T 0}$ were extracted from the slope and interception point with $V_{G S}$ voltage axis of this function for $V_{B S}=0 \mathrm{~V}$. Extrapolated values of threshold voltage were obtained from the interception points for different $V_{B S}$. Assuming that Fermi potential (PHI) was 0.6 V , the threshold voltage was calculated next as a function of the variable $\sqrt{V_{B S}+0.6} \overline{\mathrm{~V}}$. From the slope of the plot $V_{T}=f\left(\sqrt{V_{B S}+0.6 \mathrm{~V}}\right)$ the approximate value of $\gamma$ was extracted. The parameter $\lambda$ was calculated from the slope of the output characteristic for one value of $V_{G S}$. Sets of NMOS and PMOS parameters of the model Level 1 extracted from measurements of the chip CA3600E are given in Table I. In Figs 14 and 15 a comparison of measurements and SPICE calculations of the output characteristics are shown. It is evident from the figures that the
model is correct as long as the saturation region is considered. Since most of the transistors of the CMOS RS flip-flop operate in saturation when the flip-flop is in the metastable state, the transistor model parameters extracted as above are quite acceptable for SPICE simulation.

## Acknowledgment

The author would like to thank Prof. A. Albicki from the University of Rochester for very valuable discussion on this subject and Prof. A. Materka from the Technical University of Lodz, Poland, for his helpful comments on this paper.

## References

[1] T. J. Chaney and C. E. Molnar, "Anomalous behavior of synchronizer and arbiter circuits," IEEE Trans. Computers, vol. C-22, pp. 421-422, Apr. 1973.
[2] T. J. Chaney, "A note on synchronizer or interlock maloperation," IEEE Trans. Computers, vol. C-28, no. 10, pp. 802-804, Oct. 1979.
[3] G. Lacroix, Ph. Marchegay, and N. Al Hossri, "Prediction of flip-flop behavior in metastable state," Electron. Lett., vol. 16, no. 19, pp. 725-726, Sept. 11, 1980.
[4] L. Marino, "General theory of metastable operation," IEEE Trans. Computers, vol., C-30, no. 2, pp. 107-115, Feb. 1981.
[5] H. J. M. Veendrick, "The behavior of flip-flops used as synchronizers and prediction of failure rate," IEEE J. Solid-State Circuits, vol. SC-15, no. 2, pp. 169-176, Apr. 1980.
[6] T. Kacprzak and A. Albicki, "Analysis of metastable operation in RS CMOS flip-flop," IEEE J. Solid-State Circuits, vol. SC-22, no. 1, pp. 57-64, Feb. 1987.
[7] T. Kacprzak, "Metastable operation of CMOS RS flip-flops," Dept. Elec. Eng., Univ. of Rochester, Rochester, NY, Tech. Rep. EL-86-12, July 1986.
[8] R. Belleman and K. L. Cooke, Differential-Difference Equations. New York, London: Academic, 1963.
[9] H. Shickman and D. A. Hodges, "Modeling and simulation of insulated-gate field-effect transistor switching circuits," IEEE J. Solid-State Circuits, vol. SC-3, no. 3, pp. 285-289, Sept. 1968.


Tomasz Kacprzak (M'86) received the M.Sc. degree in electrical engineering from the Technical University of Warsaw, Poland, and the Ph.D. degree in technical sciences from the Technical University of Lodz, Poland, in 1969 and 1977, respectively.
From 1969 to 1970 he worked for the Wroclaw Electronic Factory, Wroclaw, Poland, on electronic circuits for ferrite core computer memory. Later, he joined the Institute of Electronics, Technical University of Lodz, to serve as a Research Assistant on semiconductor device modeling and CAD design, and since 1977 as an Assistant Professor of Electrical Engineering. In 1980-1981 he spent six months at the Institute of Circuit Theory and Telecommunications, Technical University of Denmark, Lyngby, Denmark, as a Research-Scholarship Holder, where he worked on modeling MOS transistors for CAD. From 1984 to 1986 he was a Visiting Assistant Professor at the University of Rochester, Rochester, NY. His current research interests include analysis and design of CMOS VLSI digital and analog circuits, semiconductor devices modeling, and CAD design.

Dr. Kacprzak is a member of the Polish Society of Theoretical and Applied Electrical Science (PTETS), the Polish Society of Electrical Engineers (SEP), and IEEE Circuits and Systems Society


[^0]:    Manuscript received February 5, 1987; revised July 10, 1987. This work was supported in part by the Polish National Program for Fundamental Research under Grant 02.14
    The author was with the Department of Electrical Engineering, University of Rochester, Rochester, NY 14627 on leave from the Institute of Electronics, Technical University of Lodz, 90-924 Lodz, Poland.

    IEEE Log Number 8718237.

