

A Design Rules

This section gives information about the design rules used by Microwind2. You will find all the design rule values common to all CMOS processes. All that rules, as well as process parameters and analog simulation parameters are detailed here.

1. Lambda Units

The Microwind software works is based on a lambda grid, not on a micro grid. Consequently, the same layout may be simulated in any CMOS technology. The value of lambda is half the minimum polysilicon gate length. Table A-xxx gives the correspondence between lambda and micron for all CMOS technologies available in the companion CD-ROM.

| Technology file available in the CD-Rom | Minimum gate length | Value of lambda |
|---|---------------------|---------------------|
| Cmos12.rul | 1.2 μm | 0.6 μm |
| Cmos08.rul | 0.7 μm | 0.35 μm |
| Cmos06.rul | 0.5 μm | 0.25 μm |
| Cmos035.rul | 0.4 μm | 0.2 μm |
| Cmos025.rul | 0.25 μm | 0.125 μm |
| Cmos018.rul | 0.2 μm | 0.1 μm |
| Cmos012.rul | 0.12 μm | 0.06 μm |
| Cmos90n.rul | 0.1 μm | 0.05 μm |
| Cmos70n.rul | 0.07 μm | 0.035 μm |
| Cmos50n.rul | 0.05 μm | 0.025 μm |


Table 1-xxx: correspondence between technology and the value of lambda in μm

2. Layout Design Rules

The software can handle various technologies. The process parameters are stored in files with the appendix '.RUL'. The default technology corresponds to a generic 6-metal 0.12 μm CMOS process. The default file is CMOS012.RUL. To select a new foundry, click on **File** -> **Select Foundry** and choose the appropriate technology in the list.


N-Well

| | | |
|------|-------------------|-----------------|
| r101 | Minimum well size | 12 λ |
| r102 | Between wells | 12 λ |
| r110 | Minimum well area | 144 λ^2 |




Diffusion

| | | |
|-------|--------------------------------------|----------------|
| r201 | Minimum N+ and P+ diffusion width | 4 λ |
| r202 | Between two P+ and N+ diffusions | 4 λ |
| r203 | Extra nwell after P+ diffusion : | 6 λ |
| r204: | Between N+ diffusion and nwell | 6 λ |
| r205 | Border of well after N+ polarization | 2 λ |
| r206 | Between N+ and P+ polarization | 0 λ |
| r207 | Border of Nwell for P+ polarization | 6 λ |
| r210 | Minimum diffusion area | 24 λ^2 |




Polysilicon

| | | |
|------|--|---------------|
| r301 | Polysilicon width | 2 λ |
| R302 | Polysilicon gate on diffusion | 2 λ |
| R303 | Polysilicon gate on diffusion for high voltage MOS | 4 λ |
| R304 | Between two polysilicon boxes | 3 λ |
| R305 | Polysilicon vs. other diffusion | 2 λ |
| R306 | Diffusion after polysilicon | 4 λ |
| R307 | Extra gate after polysilicon | 3 λ |
| r310 | Minimum surface | 8 λ^2 |




2nd Polysilicon Design Rules

| | | |
|------|--------------------------------|---------------|
| r311 | Polysilicon2 width | 2λ |
| r312 | Polysilicon2 gate on diffusion | 2λ |
| r320 | Polysilicon2 minimum surface | $8 \lambda^2$ |




MOS option

| | | |
|------|---|-------------|
| rOpt | Border of “option” layer over diff N+ and diff P+ | 7λ |
|------|---|-------------|




Contact

| | | |
|------|--|-------------|
| r401 | Contact width | 2λ |
| r402 | Between two contacts | 5λ |
| r403 | Extra diffusion over contact | 2λ |
| r404 | Extra poly over contact | 2λ |
| r405 | Extra metal over contact | 2λ |
| r406 | Distance between contact and poly gate | 3λ |
| r407 | Extra poly2 over contact | 2λ |




Metal 1

| | | |
|------|--------------------|----------------|
| r501 | Metal width | 4λ |
| r502 | Between two metals | 4λ |
| r510 | Minimum surface | $16 \lambda^2$ |




Via

| | | |
|------|-------------------------|-------------|
| r601 | Via width | 2λ |
| r602 | Between two Via | 5λ |
| r603 | Between Via and contact | 0λ |
| r604 | Extra metal over via | 2λ |
| r605 | Extra metal2 over via: | 2λ |




Metal 2

| | | |
|------|--------------------|----------------|
| r701 | Metal width:: | 4λ |
| r702 | Between two metal2 | 4λ |
| r710 | Minimum surface | $16 \lambda^2$ |




Via 2

| | |
|------|-------------------------------------|
| r801 | Via2 width : 2λ |
| r802 | Between two Via2: 5λ |
| r804 | Extra metal2 over via2: 2λ |
| r805 | Extra metal3 over via2: 2λ |




Metal 3

| | |
|------|----------------------------------|
| r901 | Metal3 width: 4λ |
| r902 | Between two metal3 : 4λ |
| r910 | Minimum surface : $32 \lambda^2$ |




Via 3

| | |
|------|-------------------------------------|
| ra01 | Via3 width : 2λ |
| ra02 | Between two Via3: 5λ |
| ra04 | Extra metal3 over via3: 2λ |
| ra05 | Extra metal4 over via3: 2λ |




Metal 4

| | |
|------|----------------------------------|
| rb01 | Metal4 width: 4λ |
| rb02 | Between two metal4 : 4λ |
| rb10 | Minimum surface : $32 \lambda^2$ |




Via 4

| | |
|------|-------------------------------------|
| rc01 | Via4 width : 2λ |
| rc02 | Between two Via4: 5λ |
| rc04 | Extra metal4 over via2: 3λ |
| rc05 | Extra metal5 over via2: 3λ |




Metal 5

- rd01 Metal5 width: 8λ
- rd02 Between two metal5 : 8λ
- rd10 Minimum surface : $100 \lambda^2$




Via 5

- re01 Via5 width : 4λ
- re02 Between two Via5: 6λ
- re04 Extra metal5 over via5: 3λ
- re05 Extra metal6 over via5: 3λ



Metal 6


- rf01 Metal6 width: 8λ
- rf02 Between two metal6 : 15λ
- rf10 Minimum surface : $300 \lambda^2$



3. Pads

The rules are presented below in μm . In .RUL files, the rules are given in lambda. As the pad size has an almost constant value in μm , each technology gives its own value in λ .

- rp01 Pad width: $100 \mu\text{m}$
- rp02 Between two pads $100 \mu\text{m}$
- rp03 Opening in passivation v.s via : $5 \mu\text{m}$
- rp04 Opening in passivation v.s metals: $5 \mu\text{m}$
- rp05 Between pad and unrelated active area : $20 \mu\text{m}$



4. Electrical Extraction Principles

MICROWIND2 includes a built-in extractor from layout to electrical circuit. Worth of interest are the MOS devices, capacitance and resistance. The flow is described in figure A-xxx.




Figure A-xxx: Extraction of the electrical circuit from layout

The first step consists in cleaning the layout. Mainly, redundant boxes are removed, overlapping boxes are transformed into non-overlapping boxes. In the case of complex circuits, MICROWIND2 may skip this cleaning step as it required a significant amount of computational time.

5. Node Capacitance extraction

Each deposited layer is separated from the substrate by a SiO₂ oxide and generated by a parasitic capacitor. The unit is the aF/μm² (atto = 10⁻¹⁸). Basically all layers generate parasitic capacitors. Diffused layers generate junction capacitors (N+/P-, P+/N). The list of capacitance handled by MICROWIND2 is given below. The name corresponds to the code name used in CMOS012.RUL (CMOS 0.12μm). Surface capacitance refers to the body. Vertical crosstalk capacitance refer to inter-layer coupling capacitance, while lateral crosstalk capacitance refer to adjacent interconnects.




Figure A-1: Capacitances

SURFACE CAPACITANCE

| NAME | DESCRIPTION | LINEIC (aF/μm) | SURFACE (aF/μm ²) |
|----------|------------------------------------|----------------|-------------------------------|
| CpoOxyde | Polysilicon/Thin oxide capacitance | n.c | 4600 |


| | | | |
|---------|--------------------------------------|-----|----|
| CpoBody | Polysilicon to substrate capacitance | n.c | 80 |
| CMEBody | Metal on thick oxide to substrate | 42 | 28 |
| CM2Body | Metal2 on body | 36 | 13 |
| CM3Body | Metal3 on body | 33 | 10 |
| CM4Body | Metal4 on body | 30 | 6 |
| CM5Body | Metal5 on body | 30 | 5 |
| CM6Body | Metal6 on body | 30 | 4 |

INTER-LAYER CROSSTALK CAPACITANCE

| NAME | DESCRIPTION | VALUE (aF/μm ²) |
|-------|-------------------|-----------------------------|
| CM2Me | Metal2 on metal 1 | 50 |
| CM3M2 | Metal3 on metal 2 | 50 |
| CM4M3 | Metal4 on metal 3 | 50 |
| CM5M4 | Metal5 on metal 4 | 50 |
| CM6M5 | Metal6 on metal 5 | 50 |

LATERAL CROSSTALK CAPACITANCE

| NAME | DESCRIPTION | VALUE (aF/μm) |
|-------|---|---------------|
| CMeMe | Metal to metal (at 4λ distance, 4λ width) | 10 |
| CM2M2 | Metal2 to metal 2 | 10 |
| CM3M3 | Metal3 to metal 3 | 10 |
| CM4M4 | Metal4 to metal 4 | 10 |
| CM5M5 | Metal5 to metal 5 | 10 |
| CM6M6 | Metal6 to metal6 | 10 |



The crosstalk capacitance value per unit length is given in the design rule file for a predefined interconnect width ($w=4\lambda$) and spacing ($d=4\lambda$).

In Microwind2, the computed crosstalk capacitance is not dependant on the interconnect width w .

The computed crosstalk capacitance value is proportional to $1/d$ where d is the distance between interconnects.

Figure A-2: Crosstalk capacitance

Parameters for Vertical Aspect of the Technology

The vertical aspect of the layers for a given technology is described in the RUL file after the design rules, using code HE (height) and TH (thickness) for all layers. The figure A-3 below illustrates the altitude 0, which corresponds to the channel of the MOS. The height of diffused layers can be negative, for P++ EPI layer for example.




Figure A-2: Description of the 2D aspect of the CMOS technology

| LAYER | DESCRIPTION | PARAMETERS |
|-------------|--|---|
| EPI | Buried layer made of P++ used to create a good ground reference underneath the active area. | HEEPI for height (negative in respect to the origin) THEPI for thickness |
| STI | Shallow trench isolation used to separate the active areas. | HESTI for height THSTI for thickness |
| PASSIVATION | Upper SiO2 oxide on the top of the last metal layer | HEPASS for height THPASS for thickness |
| NITRIDE | Final oxide on the top of the passivation, usually Si3N4. | HENIT for height THNIT for thickness |
| NISO | Buried N- layer to isolate the Pwell underneath the nMOS devices, to enable forward bias and back bias | HENBURRIED for height THNBURRIED for thickness |

6. Resistance Extraction

| NAME | DESCRIPTION | VALUE (Ω) |
|------|---|-----------|
| RePo | Resistance per square for polysilicon | 4 |
| RePu | Resistance per square for unalicide polysilicon | 40 |
| ReP2 | Resistance per square for polysilicon2 | 4 |
| ReDn | Resistance per square for n-diffusion | 100 |
| ReDp | Resistance per square for p-diffusion | 100 |
| ReMe | Resistance per square for metal | 0.05 |
| ReM2 | Resistance per square for metal 2 (up to 6) | 0.05 |
| ReCo | Resistance for one contact | 20 |
| ReVi | Resistance for one via (up to via5) | 2 |

Dielectrics

Some options are built in Microwind to enable specific features of ultra deep submicron technology. Details are provided in the table below.

| CODE | DESCRIPTION | EXAMPLE VALUE |
|-------|-----------------------------------|----------------------------|
| HIGHK | Oxide for interconnects (SiO2) | 4.1 |
| GATEK | Gate oxide | 4.1 |
| LOWK | Inter-metal oxide | 3.0 |
| LK11 | Inter-metal1 oxide | 3.0 |
| LK22 | Inter-metal2 oxide (up to LK66) | 3.0 |
| LK21 | Metal2-Metal1 oxide | 3.0 |
| LK32 | Metal3-Metal2 oxide (up to LK65) | 3.0 |
| TOX | Normal MOS gate oxide thickness | 0.004 μm (40 Å) |
| HVTOX | High voltage gate oxide thickness | 0.007 μm (70 Å) |




Fig. A-xxx: Illustration of the use of LOWK, HIGHK dielectric constants (left figure) or detailed permittivity for each layer (right figure)

7. Simulation Parameters

The following list of parameters is used in Microwind2 to configure the simulation.

| CODE | DESCRIPTION | TYPICAL VALUE |
|-------------|--|---------------|
| VDD | Supply voltage of the chip | 2.0 V |
| HVDD | High voltage supply | 3.3V |
| DELTA T | Simulator minimum time step to ensure convergence. You may increase this value to speed up the simulation but instability problems may rise. | 0.5e-12 s |
| TEMPERATURE | Operating temperature of the chip | 25 °C |

Models Level1 and Level3 for analog simulation

Four types of MOS devices may be described as detailed in figure 12-4 (Data from SIA, 0.12 μ m CMOS technology). In the rule file, the keyword "MOS1", "MOS2", "MOS3" and "MOS4" are used to declare the device names appearing in menus. In 0.12 μ m technology, three types of MOS devices are declared as follows. Also, NMOS & PMOS keywords are used to select n-channel Mos or p-channel Mos device parameters.

| Parameter | MOS1 | MOS2 | MOS3 |
|--------------|------------|-------------|--------------|
| Default name | High Speed | Low Leakage | High voltage |
| Vt (nmos) | 0.3 | 0.5 | 0.7 |
| Vt (pmos) | -0.3 | -0.5 | -0.7 |
| KP (nmos) | 300 | 300 | 200 |
| KP (pmos) | 150 | 150 | 100 |

* MOS definition

*

MOS1 low leakage

MOS2 high speed

MOS3 high voltage

Figure 12-5: Description of MOS options in 0.12 μ m technology (cmos012.RUL)

The list of parameters for level 1 and level 3 is given below:

| PARAMETER | KEYWORD | DEFINITION | TYPICAL VALUE 0.25 μ m | |
|-----------|---------|---------------------------------------|----------------------------|---------------------------|
| | | | NMOS | pMOS |
| VTO | l3vto | Threshold voltage | 0.4V | -0.4V |
| U0 | l3u0 | Low field mobility | 0.06 m ² /V.s | 0.025 m ² /V.s |
| PHI | l3phi | Surface potential at strong inversion | 0.3V | 0.3V |
| LD | l3ld | Lateral diffusion into channel | 0.01 μ m | 0.01 μ m |
| GAMMA | l3gamma | Bulk threshold parameter | 0.4 V ^{0.5} | 0.4 V ^{0.5} |
| KAPPA | l3kappa | Saturation field factor | 0.01 V ⁻¹ | 0.01 V ⁻¹ |
| VMAX | l3vmax | Maximum drift velocity | 150Km/s | 100Km/s |
| THETA | l3theta | Mobility degradation factor | 0.3 V ⁻¹ | 0.3 V ⁻¹ |
| NSS | l3nss | Sub-threshold factor | 0.07 V ⁻¹ | 0.07 V ⁻¹ |
| TOX | l3tox | Gate oxide thickness | 3nm | 3nm |
| CGSO | L3cgs | Gate to Source lineic capacitance | 100.0pF/m | 100.0pF/m |
| CGDO | L3cgd | Gate to drain overlap capacitance | 100.0pF/m | 100.0pF/m |
| CGBO | L3cb | Gate to bulk overlap capacitance | 1e-10F/m | 1e-10F/m |
| CJSW | L3cj | Side-wall source & drain capacitance | 1e-10F/m | 1e-10F/m |

For MOS2, MOS3 and MOS4, only the threshold voltage, mobility and oxides thickness are user-accessible. All other parameters are identical to MOS1.

| PARAMETER | KEYWORD | DEFINITION | TYPICAL VALUE 0.25 μ m | |
|-----------|---------|-------------------------------|----------------------------|-------|
| | | | NMOS | pMOS |
| VTO Mos2 | 13v2to | Threshold voltage for MOS2 | 0.5V | -0.5V |
| VTO Mos3 | 13v3to | Threshold voltage for MOS3 | 0.7V | -0.7V |
| U0 Mos2 | 13u2 | Mobility for MOS2 | 0.06 | 0.025 |
| U0 Mos3 | 13u3 | Mobility for MOS3 | 0.06 | 0.025 |
| TOX Mos 2 | 13t2ox | Thin oxide thickness for MOS2 | 3nm | 3nm |
| TOX Mos 3 | 13t3ox | Thin oxide thickness for MOS3 | 7nm | 7nm |

BSIM4 Model for analog simulation

The list of parameters for BSIM4 is given below:

| Parameter | Keyword | Description | NMOS value in 0.12 μ m | PMOS value in 0.12 μ m |
|-----------|----------|--|------------------------------|------------------------------|
| VTHO | b4vtho | Long channel threshold voltage at $V_{bs} = 0V$ | 0.3V | 0.3V |
| VFB | b4vfb | Flat-band voltage | -0.9 | -0.9 |
| K1 | b4k1 | First-order body bias coefficient | 0.45 V ^{1/2} | 0.45 V ^{1/2} |
| K2 | b4k2 | Second-order body bias coefficient | 0.1 | 0.1 |
| DVT0 | b4d0vt | First coefficient of short-channel effect on threshold voltage | 2.2 | 2.2 |
| DVT1 | b4d1vt | Second coefficient of short-channel effect on V_{th} | 0.53 | 0.53 |
| ETA0 | b4et | Drain induced barrier lowering coefficient | 0.08 | 0.08 |
| NFACTOR | B4nf | Sub-threshold turn-on swing factor. Controls the exponential increase of current with V_{gs} . | 1 | 1 |
| U0 | b4u0 | Low-field mobility | 0.060 m ² /Vs | 0.025 m ² /Vs |
| UA | b4ua | Coefficient of first-order mobility degradation due to vertical field | 11.0e-15 m/V | 11.0e-15 m/V |
| UC | b4uc | Coefficient of mobility degradation due to body-bias effect | -0.04650e-15 V ⁻¹ | -0.04650e-15 V ⁻¹ |
| VSAT | b4vsat | Saturation velocity | 8.0e4 m/s | 8.0e4 m/s |
| WINT | b4wint | Channel-width offset parameter | 0.01 $^{\circ}$ -6 μ m | 0.01 $^{\circ}$ -6 μ m |
| LINT | b4lint | Channel-length offset parameter | 0.01 $^{\circ}$ -6 μ m | 0.01 $^{\circ}$ -6 μ m |
| PSCBE1 | b4pscbe1 | First substrate current induced body-effect mobility reduction | 4.24e8 V/m | 4.24e8 V/m |
| PSCBE2 | b4pscbe2 | Second substrate current induced body-effect mobility reduction | 4.24e8 V/m | 4.24e8 V/m |
| KT1 | b4kt1 | Temperature coefficient of the threshold voltage. | -0.1V | -0.1V |
| UTE | b4ute | Temperature coefficient for the zero-field mobility U0. | -1.5 | -1.5 |
| VOFF | b4voff | Offset voltage in subthreshold region. | -0.08V | -0.08V |

| | | | | |
|------|--------|---|---------|---------|
| PCLM | b4pclm | Parameter for channel length modulation | 1.2 | 1.2 |
| TOXE | b4toxe | Gate oxide thickness | 3.5e-9m | 3.5e-9m |
| NDEP | b4ndep | | 0.54 | 0.54 |
| XJ | b4xj | Junction depth | 1.5e-7 | 1.5e-7 |

For MOS2, MOS3 and MOS4, only the threshold voltage, mobility and oxides thickness are user-accessible. All other parameters are identical to MOS1.

8. Technology files for DSCH2

The logic simulator includes a current evaluator. To run this evaluation, the following parameters are proposed in a TEC file (example: cmos012.TEC):

```

DSCH 2.0 - technology file
NAME "CMOS 0.12um"
VERSION 14.12.2001
* Time unit for simulation
TIMEUNIT = 0.01
* Supply voltage
VDD = 1.2
* Typical gate delay in ns
TDelay = 0.02
* Typical wire delay in ns
TWireDelay = 0.07
* Typical current in mA
TCurrent = 0.5
* Default MOS length and width
ML = "0.12u"
MNW = "1.0u"
MPW = "2.0u"

```

9. Design Rule File

The default design rule file used by Microwind2 corresponds to a CMOS 0.12 μ m technology. All its parameters are listed below.

```

MICROWIND 2.0
*
* Rule File for CMOS 0.18 $\mu$ m
* Date : 18 May 98 by Etienne Sicard
* Date : 27 April 99 By Etienne/Fabrice
*   16 May 99 r603 dist via/contact
*   23 Jun 99 KOR mm9
*   04 Jan 00 smaller dT
*   19 Feb 00 STI, Niso, LL, high VT, LIL
*
* status : preliminary
*
NAME CMOS 0.18 $\mu$ m - 6 Metal
*
lambda = 0.1 (Lambda is set to half the gate size)
metalLayers = 6 (Number of metal layers : 6)
lowK = 4.0 (inter-metal oxide)
lil = 1 (local interconnect layer 1=enable, 0=
disable)
tox = 0.004 (fast MOS oxide in  $\mu$ m 0.0=disable)
hvttox = 0.007 (high voltage MOS oxide)
salicide = 0 (Enable salicide 1=enable 0= disable)
*
* Design rules associated to each layer
*
* Well (Gds2 level 1)
r101 = 10 (well width)
r102 = 11 (well spacing)
*
* Diffusion (N+ 16, P+ 17, active 2)
*
r201 = 4 (diffusion width)
r202 = 4 (diffusion spacing)
r203 = 6 (border of nwell on diffp)
r204 = 6 (nwell to next diffn)
*
* Poly (13)
*
r301 = 2 (poly width)
r302 = 2 (ngate width)
r303 = 2 (pgate width)
r304 = 3 (poly spacing)
r305 = 1 (spacing poly and unrelated diff)
r306 = 4 (width of drain and source diff)
r307 = 2 (extra gate poly)

* Contact (19)
r401 = 2 (contact width)
r402 = 3 (contact spacing)
r403 = 2 (metal border for contact)
r404 = 2 (poly border for contact)
r405 = 2 (diff border for contact)
* metal (23)
r501 = 3 (metal width)
r502 = 4 (metal spacing)
* via (25)
r601 = 3 (Via width)
r602 = 4 (Spacing)
r603 = 0 (via/contact)
r604 = 2 (border of metal&metal2)
* metal 2 (27)
r701 = 3 (Metal 2 width)
r702 = 4 (spacing)
* via 2 (32)
r801 = 3 (Via width)
r802 = 4 (Spacing)
r804 = 2 (border of metal2&metal3)
* metal 3 (34)
r901 = 3 (width)
r902 = 4 (spacing)
* via 3 (35)
ra01 = 3 (Via width)
ra02 = 4 (Spacing)
ra04 = 2 (border of metal3&metal4)
* metal 4 (36)
rb01 = 3 (width)
rb02 = 4 (spacing)
* via 4 (52)
rc01 = 3 (Via width)
rc02 = 4 (Spacing)
rc04 = 2 (border of metal4&metal5)
* metal 5 (53)
rd01 = 8 (width)

<section>

```

10. Simulation parameters for DSCH2

The following list of parameters is used in Dsch2 to configure the simulation.

| CODE | DESCRIPTION | TYPICAL VALUE |
|-------------|----------------------------|----------------------|
| VDD | Supply voltage of the chip | 2.0 V |

<add default.rul>